The results of the analysis made in the previous sections were checked experimentally and with SPICE simulations. A junction-isolated 4-GHz Si-bipolar technology and an oxide-isolated 10-GHz Si-bipolar process were assumed for the computer simulations. The 4-GHz process resulted in a maximum frequency of operation of 115 MHz for the D-type master-slave version and 175 MHz for the R-S latch version. The 10-GHz process yielded a maximum frequency of 600 MHz for the D-type master-slave version and 770 MHz for the R -S latch version. The power dissipation was about 475 mW with a single 5-V supply. For the 4-GHz process, AR is about 4 to 4.5 ns with the D-type master-slave flip-flops. From (121, these values give an estimated maximum frequency of 100 to 125 MHz, agreeing with the simulation results above. Similar estimations can be made for the other circuit and process combinations. They all agree closely with the SPICE simulations.
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Measurements were performed on a commercially available R-S latch version of the circuit (MC 12040) which uses a 1-ns gate delay bipolar technology and consumes a power of 520 mW [5] . AR measured from the phase characteristics was 5 ns. This puts the upper limit on the frequency of operation at 100 MHz, which is 20 MHz above the typical operating frequency of 80 MHz given in the data sheet.
In conclusion, simple and accurate analytical expressions have been derived for the phase-and frequency-acquisition characteristics of conventional DPFD's. These equations clearly show the effect of the self-terminating feedback-path delay on the speed performance of the circuits. Abstract -A monolithic charge-sensitive preamplifier based on nchannel junction field-effect transistors OFET'S) and p-channel MOS has been realized for applications with multielectrode detectors in elementary particle physics. Radiation resistance tests carried out with the preamplifier exposed to y-rays emitted by a 6oCo source have shown no significant increase of the equivalent noise source up to 150-krd absorbed dose.
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I. INTRODUCTION
Monolithic integrated charge-sensitive amplifiers have become widely used in high-energy physics and several charge readout amplifier systems have already been realized in CMOS technology [1]- [3] . However, the large l/f noise and radiation sensitivity of the CMOS devices curtails the application range of these amplifier systems. Monolithic technologies that permit the integration of junction field-effect transistors (JFETs) and MOSFET's in the same process significantly widen this range. The JFET is a low-noise and intrinsically radiation-hard device and thus is highly useful in designs of low-noise amplifiers used in a high radiation environment [4] .
THE JFET PROCESS
The n-well CMOS process available at the Fraunhofer Institute allows the integration of JFET's without any modification of the underlying CMOS parameters [5] . Only one additional implant for the channel of the JFET is necessary (Fig. 1) . The n-channel implant, which is situated in the p-substrate, determines the transistor parameters. The p+-gate is implanted together with the p+-diffusion of the PMOS transistors while the n+-source and drain contacts are the same as the n+-diffusion areas of the NMOS transistors in this CMOS process. The back gate of this transistor is the substrate, which imposes restrictions on the use of this type of device.
The signal-to-noise ratio in the measurement of the charge delivered by a capacitive signal source is determined by the gain-bandwidth product g, /C, in the amplifier input device. As the back gate, compared to the top gate, provides a larger C, and a smaller g, contribution, it is advisable to tie the back gate to a fixed potential rather than connecting back and top gates together.
The noise characteristics of an n-channel JFET with gate width W = 400 p m and gate length L = 4 pm, implemented in the process described above, are illustrated in Fig. 2 . The spectral noise density of the JFET has been measured before and after exposure to a 1-Mrd dose of y-rays from a 6'1Co source (curves a and b, respectively). Irradiation has left practically unchanged the spcctral density in the white-noise region, i.e., in the range from about 50 kHz to 1 MHz. The noise density at lower frequencies of the spectrum has increased, in full agreement with the results of an experimental investigation carried out on discrete JFET's [6] . The JFET is of depletion nature, which would make design difficult if the amplifier were to be based only on this device type.
THE MONOLITHIC CIIARGE-SENSITIV~ PREAMPLIFIER
Investigations of noise performance and radiation hardness of JFET and CMOS devices, available in the technology described above, have served as the basis for the preamplifier design. Though the n-channel JFET has been found very useful for low-noise radiation-tolerant applications, there is still a need for a complementary transistor (to implement loading devices) and an enhancement transistor (to implement analog switches and digital components). Our investigations have shown that the noise of the PMOS devices is acceptable and its variation under irradiation is negligible [7]. Since they are of enhancement type, they can realize both loading and switching functions. Thus, no additional transistor types are required.
Using these two types of transistors we have built a switchedcapacitor preamplifier for high-energy physics applications. The open-loop amplifier (Fig. 3) contains a folded cascode made of an NJFET (MFET1) in the common-sourcc connection and a PMOS (M2) in the common-base configuration. The NJFET cascode (MFET2, MFET3) provides the activc load for the transistor M2. The switched-capacitor network consists of the fcedback capacitor CF1, which is connected between the drain of M 2 and the gate of MFET1. Charge reset on the feedback capacitor is activated by the PMOS switch MF1. The signal at the M 2 drain is transmitted to the output buffer MFET4. M F E T l and MFET4, working at the same current density, will measured data of this monolithic preamplifier are summarized in Table I (where C, is the signal source capacitance), and the chip photomicrograph can be found in Fig. 4 . Table I1 shows the device parameters and device currents of this preamplifier.
To investigate the effects of irradiation, thc preamplifier was leave the output at nearly zero dc level during reset. The exposed to increasing dose levels of y-rays from a 6"Co source. The spectral power density of the equivalent input noise is affected by ionizing radiation as shown in Fig. 5 , which contains the noise spectra before irradiation and after 150-krd absorbed dose (curves a and b, respectively). According to Fig. 4 the absorbed dose did not affect the noise spectrum in the frequency region above 1 kHz. Only at lower frequencies is there a small increase of noise after irradiation. At this level of absorbed radiation dose no change of the dc parameters has been seen. Measurements with higher doses are planned in the near future.
IV. SUMMARY
The preamplifier we have presented in this paper shows the advantages which can be expected from a JFET-MOS circuit: low-noise and radiation-tolerant behavior. It uses a JFET fully compatible with the standard CMOS technology available at the Fraunhofer Institute. This JFET requires only a simple modification of the standard process: one implantation for the channel of the JFET. Using this process extension we can combine the good noise performance of JFET's as preamplifier input devices with the high functional density and versatility of MOS in analog and digital switching and storage.
As the irradiation shifts the threshold voltage of NMOS devices towards depletion, they are not of great use for analog switching. This has to be taken into account when implementing radiation-hardened digital circuits. Appropriate substrate bias and channel stoppers might be necessary to adjust the threshold voltage of NMOS devices and reduce leakage currents. The essential conclusion of the contribution is, however, that the design of radiation-tolerant analog circuits in a standard CMOS technology is feasible. Our contribution has demonstrated that a preamplifier based upon JFET-PMOS design exhibits excellent noise performance and is virtually unaffected by exposure to y-rays up to a total absorbed dose of 150 krd. The feasibility of analog switching indicates a possible extension towards the realization of other circuits, e.g., A/D and D/A converters, switched-capacitor filters, etc., for high radiation environments. 
Active Compensation of Operational
I. INTRODUC-IION
In this paper we propose a novel scheme for active compensation of OTA-C filters [1]-[4] that has two very attractive features. 1) It does not require tuning of the compensating element
